Abstract As CMOS technology is scaled down more aggressively, the reliability mechanism (or aging effect) caused by the diffusion of metal atoms along the conductor in the direction of the electron flow, also called electromigration (EM), has become a major reliability concern. With the present of EM, it is difficult to control the current flows of the MOSFET device and interconnect. In addition, nanoscale CMOS circuits suffer from increased gate leakage current and power consumption. In this paper, the EM effects on current of the nanoscale CMOS circuits are analyzed. Finally, this paper introduces an on-chip current measurement method providing lifetime electromigration management which are designed using 45-nm CMOS predictive technology model.
Electromigration (EM)
EM is degraded by the following factors:
•Leads and Vias current density: The higher the current density in the leads, the smaller TTF.
For this reason, it is important to size up metal leads and increase number of Vias in interconnect to meet EM performance.
•Temperature: Higher lead temperature decreases TTF. Metal lead temperature is a function of Irms (root mean square current).
•Leads microstructure (grain size/compos-ition):
Usually, smaller grain size generates higher failure rate because of more grain boundaries.
Also, interfaces between metal films and oxide or barriers can affect EM performance.
•Product Speed. Higher speed translates in more current through metal leads
•Current flow direction: Bipolar pulses in metal leads result in smaller EM damage than unipolar pulses. This is due to the recovery mechanisms when current flow direction is reversed in the metal lead.
EM Analysis
The traditional methodology calculates leads average (Iem) and rms current limits (Irms) with several approximations:
•FIT is calculated based on test structures and is not representative of product FIT.
•Current limits are not function of the current waveform. In reality, EM is affected by the duty cycle and polarity of the applied waveform. The longer the duty cycle, the higher is the impact on the EM. The more asymmetric the waveform polarity the higher EM degradation.
• •Since EM is strongly activated by temperature, Joule heating in a metal wire could contribute to a strong decrease of wire TTF.
A new methodology that overcomes all of the above assumptions and, more importantly, is based on product level FIT budget, is introduced is called self-consistent electro-migration model and allows to combine thermally dependent phenomena of Joule heating and EM wearout to give self-consistent solutions for Iemmax and Irmsmax current limits to be used in the design.
For unipolar pulses as shown in Fig. 2 , typical of power grid leads, the effective value of the current density for EM is computed from simulated values of I(t) as the average current density in Eqn. 1.
The equation is given by:
where T is the period.
For bipolar pulses as shown in Fig. 3 , typical of signal leads, the effective value of the current density for EM is computed from simulated values of I(t), using the Average Recovery-Model (ACR)
provided by TI that takes into account damage recovery when current flow direction is inverted.
The equation is as follows:
where r is 0.6 (recover factor) Therefore, the root mean square current is defined by Eqn. 4, and the peak current (Eqn. 5) is the maximum current for the absolute current.
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Simulation Results
In order to show the EM effect on real interconnection, a metal line considering the EM model has been implemented and evaluated HSPICE.
EM current limits per metal width are provided as an example in Table 1 In order to obtain EM limits, the r factor, also called duty cycle, must be calculated using the following definition:
where Iemeff and Irmseff are the effective EM current density and RMS current density obtained from simulated time dependence of current density I(t). For a given value of r from simulations, the closest smaller value of r must be used in the <Figure 5> EM self-consistent solutions.
Conclusion
In this paper, the EM effects on current flow of the nanoscale CMOS circuits are analyzed using a 
